Silicon spin qubits show great promise as a scalable qubit platform for fault-tolerant quantum computing. However, fast high-fidelity readout of charge and spin states, which is required for quantum error correction, has remained elusive. Radio-frequency reflectometry enables rapid high-fidelity readout of GaAs spin qubits, but the relatively large resistances and capacitances of accumulationmode Si quantum dot devices have made radio-frequency reflectometry challenging in these platforms. In this work, we implement radio-frequency reflectometry in a Si/SiGe quantum dot device with overlapping gates by making minor device-level changes that eliminate these challenges. We demonstrate charge state readout with a fidelity above 99.9% in an integration time of 300 ns. We measure the singlet and triplet states of a double quantum dot via both conventional Pauli spin blockade and a charge latching mechanism, and we achieve maximum fidelities of 82.9% and 99.0% in 2.08 µs and 1.6 µs integration times, respectively. We also use radio-frequency reflectometry to perform single-shot readout of single-spin states via spin-selective tunneling in microsecond-scale integration times. arXiv:1910.08755v1 [cond-mat.mes-hall] 
Electron spins in gated Si quantum dots are promising qubits because they possess long coherence times, which enable high-fidelity gate operations [1] [2] [3] [4] [5] [6] [7] [8] . In the future, quantum error correction will require a large number of physical qubits and the ability to measure and correct qubits quickly [9] . The fabrication of Si spin qubits leverages existing commercial technologies, and the production of large numbers of qubits seems within reach. Moreover, current architectures are compatible with one-and two-dimensional qubit arrays [10] [11] [12] . However, implementing readout methods that are simultaneously fast, high-fidelity, and scalable has been challenging in these systems.
Readout of electron spins in quantum dots is usually performed via spin-to-charge conversion together with an external charge sensor [10, [13] [14] [15] [16] [17] or gate-based dispersive sensing techniques [18] [19] [20] [21] [22] . Gate-based dispersive sensing does not require an additional charge sensor and is therefore inherently scalable, but it is often less sensitive than charge sensing. Charge sensing is easy to implement, sensitive, and compatible with linear qubit arrays, which have emerged as key elements of near-term spin-based quantum information processors [10, [23] [24] [25] .
External charge sensors, such as quantum point contacts or quantum dots, can be used for both baseband or radio-frequency (rf) readout. In the former case, high-bandwidth baseband readout can be achieved, but it requires low-noise cryogenic preamplifiers and careful wiring to minimize stray capacitance [26, 27] . In the latter case, rf reflectometry achieves high-bandwidth readout by incorporating the charge sensor into an impedance matching tank circuit [28] [29] [30] . Changes to the electrostatic potential of the charge sensor alter its conductance and therefore generate measurable changes to the reflection coefficient of the circuit. This technique enables fast and high-fidelity readout in GaAs quantum dots [29, [31] [32] [33] . It is also easy to implement and enables frequency multiplexing for multi-qubit readout.
Radio-frequency reflectometry has successfully been applied to Si donor-based devices [34, 35] . However, accumulation-mode Si devices present two main challenges to rf reflectometry. First, accumulation-mode devices can incur sizeable capacitances of order 10 −12 − 10 −11 F if large-area accumulation gates are used. This is much larger than typical capacitances in reflectometry circuits, and it can negatively impact the performance of the tank circuit [30] . Second, Si devices often have lower mobilities than GaAs devices. These lower mobilities generate excess resistance in the two-dimensional electron gas (2DEG), diminishing the sensitivity of the charge sensor. Previous work on rf reflectometry in silicon [4, 36] and recent clever circuit modification strategies [37] [38] [39] have developed promising approaches to mitigate these challenges.
Here, we implement high-fidelity charge-and spinstate sensing via rf reflectometry in a Si/SiGe quantumdot device with overlapping gates. We eliminate the problems discussed above by making minor device-level changes. These changes are easy to implement and preserve the scalability of the overlapping-gate architecture. We demonstrate high-fidelity charge and singlet-triplet readout in submicrosecond integration times, and we use rf reflectometry to implement microsecond-scale singlespin readout.
The device in this report ( Fig. 1a ) is fabricated on an undoped Si/SiGe heterostructure with an 8-nm-thick Si quantum well approximately 50 nm below the surface. Voltages applied to three overlapping layers of aluminum gates are used to confine electrons in up to four quantum dots [40, 41] .
We optimized our device for rf reflectometry through the following empirical design rules. First, the capac- Fig. 1 Device and design. a False color scanning electron microscope image of a device with a nominally identical geometry to the one tested. Gates are colored according to their purpose, with accumulation, screening, plunger, and tunneling gates shown in purple, black, blue, and yellow, respectively. The rf reflectometry circuit is connected to an ohmic contact to the 2DEG indicated by a square with an "x" in it. b Schematic of the rf reflectometry circuit. The on-chip portion of the circuit is highlighted where the region in pink is the contribution from the 2DEG under the accumulation gate, and represents a distributed network of RS and cg components where Cg = cg is the total gate capacitance. The region in blue is the contribution from the dot, and R d is the resistance of the dot. c Schematic of the device used showing the underlying 2DEG formed in typical device operation.
itance between the accumulation gate associated with the readout circuit and the 2DEG, C G , should satisfy C G < 5×10 −14 F. Second, the total resistance of the path between the doped region associated with the readout circuit and the sensor dot, R T , should satisfy R T < 15R S , where R S is the resistance per square of the 2DEG. Satisfying this condition likely ensures that R T R d for typical accumulation gate voltages and densities in Si/SiGe. Here R d is the resistance of the sensor dot.
To accommodate these design rules, the n ++ region in the reflectometry circuit extends to within 10 µm of the sensor dot, which helps to reduce R T (Fig. 1c ). We use a screening gate [22] , which runs underneath the accumulation gate associated with the reflectometry circuit, RA1, and a mesa etch, to reduce C G as much as possible. The accumulation gate corresponding to the rf channel has a 12-µm 2 area between the screening gate and the dot. The device has a 15-nm-thick Al 2 O 3 gate-oxide layer and a 30-nm-thick Al 2 O 3 field-oxide layer. While a thinner gate-oxide layer reduces charge noise [42] , it increases C G . Although a matching capacitor can improve sensitivity of reflectometry in devices with large C G [37] , the large R T , which is distributed with C G , seemed to prevent success with this approach in our device. See Supplemental Material [43] for further details regarding device design. The device optimization described above represents a relatively simple method to implement rf reflectometry, and it should be widely applicable to most accumulation-mode Si quantum dot devices.
We cool our device in a dilution refrigerator to a base temperature of approximately 50 mK. We tune the gate voltages to form a sensor quantum dot under plunger gate RP1. We apply an rf excitation at 224 MHz to the ohmic contact corresponding to RA1, which is part of the impedance-matching circuit. The circuit also consists of an 820-nH surface mount inductor and the stray capacitance of the device, C Ext (Fig. 1b ). The reflected rf signal is digitized on an Alazar ATS9440 data acquisition card (DAQ). During the tune-up process, we adjust the accumulation gate voltage, which affects both C G and R T , to optimize the sensitivity of the circuit [36] . We observe a strong modulation in the reflected signal as the plunger gate sweeps across conductance peaks ( Fig. 2a ). The Supplemental Material [43] contains further details about the reflectometry circuit.
To perform charge sensing, we set the plunger gate voltage to the side of a conductance peak such that the reflected rf signal is sensitive to small changes in the electrochemical potential of the dot. We then tune the gates on the left side of the device to form a double quantum dot, and acquire charge stability diagrams by measuring the reflected rf signal while varying the voltages on plunger gates LP1 and LP2 ( Fig. 2b) .
We quantify the charge state readout performance by tuning the left-side double dot to the (1,0) occupancy, where the (i, j) notation refers to the charge configuration with i(j) electrons in the dot under gate LP1(LP2). We adjust the tunnel barrier coupling the dot under LP1 to its reservoir such that the tunneling rate is of order 10 Hz. We set the voltage of the plunger gate directly on the (0,0)-(1,0) transition and acquire a time series of the reflected signal, and we resolve individual charge tunneling events [10] (Fig. 2c ). We fit a histogram of the data (Fig. 2d) 
is a Gaussian with amplitude, mean, and standard deviation A i , µ i and σ i , respectively. i indicates the occupation of the dot, and V is the measured voltage. We define the measurement fidelity associated with occupation i as age. V t is chosen to maximize the charge state readout fidelity
Both V t and F C depend on the per-point integration time T int . In our device, we achieve a charge state readout fidelity of F C = 98.8% and signal to noise ratio of |µ1 − µ2| / (σ 1 +σ 2 ) 2 = 4.3 with an integration time as small as T int = 100 ns ( Fig. 2d ). By extending the integration time to just T int = 300 ns, we achieve a charge state readout fidelity F C > 99.9% [ Fig. 2c ].
Having demonstrated fast high-fidelity charge sensing, we turn to fast readout of spin states. We observe Pauli spin blockade at the (4, 2)−(3, 3) transition in this device. (We did not observe spin blockade at the (1, 1) − (0, 2) transition, likely because of a small valley splitting.) We repeatedly apply a three-step pulse sequence that initializes a random spin state in (3, 3) prior to pulsing toward the measurement point, at which point the rf excitation is applied to the sensor dot. When the randomly loaded spin state is a singlet, it can tunnel freely from (3, 3) to (4, 2) . If it is a triplet, it remains blockaded in (3,3) until it either undergoes a spin flip or exchanges electrons with the reservoirs. We vary the position of the measurement point, and plot the average signal acquired at each measurement point in Fig. 3a . A trapezoid indicat- ing the spin blockade region is visible in the (4,2) charge configuration near the interdot transition.
To quantify the singlet-triplet readout fidelity, we perform 10,000 single-shot measurements in which we initialize a random spin state before pulsing to the measurement point in the spin blockade region, and an additional 10,000 measurements in which we instead preferentially initialize a singlet state prior to measurement. The two sequences described above pulse the gates between positions E, R, and M in Figure 3a , and positions E, R, L, and M, respectively. At the measurement point, we acquire a time series of the reflected rf signal for 40 µs for each single-shot measurement. The average difference between these signals as a function of measurement time from 0-40 µs is shown in Fig. 3b . These data follow a characteristic exponential decay with a relaxation time T 1 = 11.0 µs. In fitting this data, we discard the first 2.5 µs of data at the beginning of each measurement to allow for the circuit to ring up. The value of T 1 that we measure is lower than typical spin relaxation times in Si based quantum dots [10] . This fast relaxation is likely related to the rf excitation and strong coupling between the dots and reservoirs in this device.
To compute a measurement fidelity, we use Equations (1)-(3) of Ref. [31] to fit a histogram of the data from the first pulse sequence discussed above to the sum of two noise broadened peaks with additional terms to account for relaxation [31] . We extract the readout fidelity as F = 1 2 (F S + F T ), where F S and F T are the singlet and triplet readout fidelities [31] . We choose the singlet-triplet threshold voltage to maximize the overall fidelity. Despite the enhanced triplet to singlet relaxation, we achieve a maximum fidelity of F = 82.9% in T int = 2.08 µs (Fig. 3d ). In this approach, we discard the first 500 ns of data to allow the resonator to ring up. The total measurement time is thus 2.58 µs. In computing the fidelity, we have accounted for spin relaxation during this 500-ns interval.
To improve our readout fidelity, we use a charge latching mechanism [44] [45] [46] . We tune our device such that the tunneling rate between the dot under LP1 and its corresponding reservoir is Γ 1 ∼ 10 MHz and the tunneling rate between the dot under LP2 and its corresponding reservoir is Γ 2 Γ 1 . In this tuning, we again apply a three-step pulse sequence that loads a random state prior to pulsing to the measurement point, and vary the measurement point (Fig. 4a ). The charge latching mechanism allows singlet states to tunnel across to (4,2), but triplet states instead preferentially tunnel to an excited charge state in (4, 3) . Generally, this technique results in better sensitivity than conventional spin-blockade readout, because the total electron number differs between these states.
We characterize the readout by performing 10,000 single-shot measurements at position M in Fig. 4a after initializing a random state by pulsing to positions E and then R, as well as after initializing a singlet state by pulsing to positions E, R, and then L. We observe a longer decay time of T 1 = 51.9 µs [ Fig. 4b ], which is likely due to the reduced electron exchange rate with the reservoir connected to the double dot via the slow tunnel barrier. We compute the fidelity as before, but we now subtract an additional mapping error [46] e map = 1
Tint
T0+Tint T0 e − t /T L dt. Here, T L ≈ 150 ns is the average tunneling time across the tunnel barrier connecting the dot under LP1 to its reservoir, and T 0 = 650 ns is the time we discard once the rf excitation is applied to allow the resonator to ring-up and the latching process to take place. e map is the average probability during the integration time that a triplet will not have tunneled to the (4, 3) state and will be mistakenly identified as a singlet. Figure 4c shows the fidelity as a function of integration time for this method. We achieve a fidelity F > 98% with an integration time as short as T int = 800 ns [ Fig  4d] , and an improved maximum fidelity of F = 99.0% in T int = 1.65 µs [Fig 4c] .
Having demonstrated fast, high-fidelity singlet-triplet state readout, we now discuss fast single-spin readout via spin-selective tunneling [47] . Operating the device near the (0,0)-(1,0) transition and with B ext = 1.5 T, we apply a three step pulse sequence [47] to plunger gate LP1 which empties and then loads the corresponding dot with a random spin, and then pulses to the measurement point ( Fig. 5a ). At the measurement point, which is close to the (1,0)-(0,0) transition, a spin-up electron will preferentially tunnel out. Some time later, a spin-down electron will tunnel back in. This brief change in occupancy results in a measurable change in the charge-sensor signal.
We acquire more than 32,000 single-shot measurements using the pulse sequence described above. For each single-shot measurement, we additionally perform a control measurement using a pulse sequence in which we initialize a spin-down electron instead of an electron with a random spin state. Figure 5a shows plots of the average acquired charge sensor signal across all single-shot traces for both the measurement and control pulse sequences. A "spin bump" from the presence of tunneling events corresponding to spin up electrons is visible at the beginning of the measurement window ranging from T = 48−66 µs. The signal from the control pulse shows no spin-bump, as expected. The inset of Fig. 5a shows the difference between the average of the control and measurement pulse sequences in the measurement window. We fit these data to a function of the form b(T ) = A+B(T /τ )e −T /τ , where A, B, and τ are a fit parameters, and T is time from the start of the measurement window. We extract a characteristic tunneling time τ = 3.02 µs. A representative collection of 100 single-shot traces is shown in Figure 5b , and two traces (one spin up and the other spin down) are shown in Fig. 5c . Figure 5d shows a histogram of the maximum single point value acquired in each single-shot measurement during the measurement window. This histogram shows two distinct peaks corresponding to spin-up and spindown electrons. The overall acquisition time for each single-shot measurement is only 18 µs, orders of magnitude faster than usual spin-selective tunneling measurement times [47] . This increase in speed is enabled by the high bandwidth of the reflectometry circuit.
We have optimized a Si/SiGe quantum dot device with overlapping gates for rf reflectometry by making only modest geometric changes to our device design. The methods we use are applicable to Si devices with and without overlapping gates, can be implemented with relative ease, preserve the scalability of the gate layout, and, importantly, provide the ability to perform rapid highfidelity charge and spin state readout. We have demonstrated microsecond-scale readout of single-spin states and sub-microsecond singlet-triplet readout. We expect that further improvements are possible via optimization of the dot-reservoir couplings and the sensor dot position. This work presents a feasible solution to achieving rapid and high-fidelity spin-state readout in Si spin qubits that is largely compatible with existing device designs.
During the completion of this manuscript, we became aware of a related result demonstrating similar techniques for the implementation of rf reflectometry in accumulation mode Si devices [48] .
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SUPPLEMENTAL MATERIAL

RF Reflectometry Circuit
A full schematic of the circuit diagram used for rf reflectometry measurements is shown in Supplementary  Figure 1 . The rf carrier is generated at 10 dBm, and the coax through which it travels has a characteristic impedance of Z 0 = 50 Ω.
Device
The device is fabricated on an undoped Si/SiGe heterostructure with an 8-nm-thick Si quantum well approximately 50 nm below the surface and a 4-nm Si cap. We etch away the Si and quantum well underneath the bond pads and under the accumulation gate corresponding to the rf transmission channel area via a dry etch process. The removal of the quantum well under the accumulation gate ensures a minimization of C G , regardless of the presence of or voltage on a screening gate. Source and drain regions near the quantum dots are doped with phosphorus donors. One doped region additionally serves as part of the rf transmission channel, and its geometry is optimized to reduce R T . The device has a 30 nm Al 2 O 3 field oxide and a 15 nm Al 2 O 3 gate oxide, both of which are deposited via atomic layer deposition. Three layers of electrostatically isolated overlapping aluminum gates are defined with electron beam lithography and deposited via thermal evaporation [40, 41] . An appendage of one of the screening gates runs directly underneath the accumulation gate on the non-device side of the doped region overlap. When the device is tuned to form quantum dots, this gate is negatively biased relative to the threshold voltage of the device and it significantly reduces the size of the electron reservoir underneath the accumulation gate. The geometry of the accumulation gate was also optimized such that the area over which it overlaps the electron reservoir is A = 12µm 2 and R T ∼ 8 × R S .
Device Design and Performance
Reflection measurements were made with a network analyzer by sending a signal through a room temperature directional coupler into a 4K testing environment. A schematic of the full circuit is shown in Supplementary Figure 2a . Supplementary Figure 2b shows reflection measurements made on a Si/SiGe device not optimized for reflectometry through the ohmic channel. The large C G has a significant impact on the resonance frequency and R T broadens the resonance and causes the reflected signal to be insensitive to changes in R d which is not shown in the figure. Applying a large overdrive voltage to the accumulation gate in order to lower R S was insufficient to improve the device sensitivity with this geometry.
To test the efficacy of the design rules outlined in the main text, we constructed and measured two-layer field effect transistor (FET) devices. The devices are composed of an accumulation gate spanning two ohmic contacts and an electrostatically isolated second depletion gate to vary the channel conductance at fixed accumulation gate voltage and decrease the effective area of accumulation gate. A schematic of these devices is shown in Supplementary Figure 2c . Supplementary Figure 2d shows the response of the reflected signal to the gate voltage in the pinched-off mode and demonstrates the capability of using an accumulation gate for in-situ impedance matching. Supplementary Figure 2e shows the change in the reflected signal as the channel conductance varies with the depletion gate voltage once the accumulation gate has been optimally set, demonstrating good sensitivity of the reflected signal to the channel conductance. Table I gives relevant design parameters and performance metrics for select devices measured during the design process. In addition to device-level design changes, improvements were made to the signal filtering between 4 QD Device 2 and 4 QD Device 3 in order to decrease noise in the circuit and resulting in a much improved F C despite a modest improvement in the sensitivity. Table I Parameters of devices tested. The effective accumulation gate area is the area of the portion of the accumulation gate that forms a 2DEG beneath it when corresponding screening gates are held below threshold. NS is the number of squares in the same portion of the accumulation gate. Sensitivity is the slope of the conductance peak used for charge sensing. We report here a typical achievable value of the sensitivity, and not the maximum value measured. FC (Tint = 1µs) is the charge state readout fidelity with an integration time Tint = 1µs as defined in the main text. 4 QD Device 0 is a four quantum dot device as shown in Figure 1a of the main text without any design optimization for rf reflectometry. 4 QD Devices 1, 2, and 3 are four quantum dot devices at various iterations of rf reflectometry optimization. Supplementary Fig. 2 Device optimization. a Schematic of the rf circuit used to test reflectometry performance at 4K. b Reflectometry through the ohmic channel when the accumulation gate design is not optimized for rf reflectometry. The device rf response was sensitive to the accumulation voltage, VA, but no change was observed when the barrier or tunneling gates were used to modulate the channel conductivity. c Cartoon drawing of a prototype device used to evaluate reflectometery performance. Device was composed of a single accumulation FET gate spanning source and drain and a second depletion FET gate used to control channel conductance and gate area in the rf channel. c Demonstration of in situ impedance matching in a design optimized for rf reflectometry where VA is the voltage on the accumulation gate with the depletion gate held below threshold. d Response of the reflected rf signal to channel conductance using the depletion gate after matching via accumulation gate voltage.
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